Power electronics packaging materials and procedures for silicon, silicon carbide, and gallium nitride devices. Packaging techniques (printed circuit board assembly and wire bonding), thermal management in power modules, and packaging related EMI. Electro-thermal and circuit simulation to model the impact of parasitics in power electronic modules.
Registration Restriction(s): Minimum student level – graduate.

Facebook this Page (opens a new window)

Tweet this Page (opens a new window)

Add to Portfolio (opens a new window)